Applicant: Raymond W. Z.

Serial No.: 10/056,657 Filed

: October 19, 2001

Page

ney Docket No.: 10559-524001 Intel Docket No.: P12428

For example, when multifunctional pump 20 is in the program mode, multifunctional pump 20 slews from a read level voltage (e.g., 5 volts (V)) to a program level voltage (e.g., 7 V) and back down to a verify level voltage (e.g., 5V). Another output provides a constant voltage (e.g., 5 V). System 10 provides both a square wave signal and a constant voltage.--

Please replace the paragraph beginning at page 3, line 20 with the following rewritten paragraph:

--Referring to FIG. 2, multifunctional pump 20 includes a comparator 12, an oscillator 14, clock drivers (e.g., first clock driver 16a, second clock driver 16b, third clock driver 16c, fourth clock driver 16d, and fifth clock driver 16e), arrays (e.g., first array 18a, second array 18b, third array 18c, fourth array 18d, and fifth array 18e), and a feedback network 22. Each array is a circuit array that includes switches, capacitors, and transistors configured similar to any standard voltage pump configuration. Comparator 12 receives input, IN1, and compares IN1 to a feedback signal F₁. If feedback signal F₁ is less than input signal IN₁, then comparator 12 turnson oscillator 14. Oscillator 14 then supplies an oscillating signal to each of the clock drivers 16a-e. When activated, each of the clock drivers 16a-e supply a signal to a corresponding array 18a-e. The output from each array 18a-e are connected to a node 24 so that an output signal, IN₂, is measured from node 24. In this embodiment, oscillator 14 is a four phase clock.--

Please replace the paragraph beginning at page 6, line 4 with the following rewritten paragraph: